The continuous down-scaling of transistors has been the key to the successful development of current information technology. However, with Moore's law reaching its limits, the development of alternative transistor architectures is urgently needed 1 . Transistors require a switching voltage of at least 60 mV for each tenfold increase in current, that is, a subthreshold swing (SS) of 60 mV per decade (dec). Alternative tunnel field-effect transistors (TFETs) are widely studied to achieve a sub-thermionic SS and high I 60 (the current where SS becomes 60 mV dec -1 ) 2 . Heterojunction (HJ) TFETs show promise for delivering a high I 60 , but experimental results do not meet theoretical expectations due to interface problems in the HJs constructed from different materials. Here, we report a natural HJ-TFET with spatially varying layer thickness in black phosphorus without interface problems. We have achieved record-low average SS values over 4-5 dec of current (SS ave_4dec ~22.9 mV dec -1 and SS ave_5dec ~26.0 mV dec -1 ) with record-high I 60 (I 60 = 0.65-1 μA μm -1 ), paving the way for application in low-power switches.
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Almost all aspects of life and society have changed in the past fifty years through dramatic improvements in our ability to process and communicate digital data, resulting from an integration and down-scaling of complementary metal-oxide-semiconductor (CMOS) transistors by Moore's law. However, further down-scaling of transistors has stalled mainly due to power consumption 1 . Pop 3 showed that formerly negligible standby power consumption had reached the level of switching power consumption. Reducing both switching and standby power consumption while further scaling transistors requires overcoming the thermionic limit of SS = 60 mV dec -1 in conventional metal-oxide-semiconductor field-effect transistors (MOSFETs; Supplementary Sections 1 and 2). The fundamental SS limit in MOSFETs originates from the thermal carrier injection mechanism, which prevents further reduction of a transistor supply voltage V DD needed to switch a transistor from the off to the on state. Furthermore, reduction of power consumption with SS < 60 mV dec -1 should be accompanied by a high enough on-current to drive the subsequent transistors at fast rates. The International Roadmap for Devices and Systems predicts that new device geometries with new materials beyond CMOS will be required to address transistor scaling challenges in the near future 4 . Nikonov and Young 5 compared ultimate circuit performance for many CMOS device alternatives and identified tunnel transistors as a promising technology. In particular, TFETs have been suggested as a major alternative to MOSFETs, since the SS in TFETs can be substantially reduced below the thermionic limit (60 mV dec -1 ) due to the cold charge injection mechanism of band-to-band tunnelling (BTBT). Despite intensive research 6 , two critical, simultaneous requirements for TFETs to replace MOSFETs remain unfulfilled for low-power applications: (1) SS ave_4-5dec (that is, the SS ave over 4-5 dec of current) must be less than 60 mV dec -1 at room temperature and (2) the I 60 must be high, equal to 1-10 μA μm -1 , comparable to the level of the on-current at the threshold voltage in state-of-the-art MOSFETs. To date, only two n-type and no p-type TFETs have been reported to achieve SS ave_4dec < 60 mV dec -1 (refs. 7, 8 ) at T = 300 K, but with 2-5 orders of magnitude lower I 60 than the preferred range. Increasing I 60 is essential to operate a TFET-based logic gate at a faster rate since the on-current is inversely proportional to the switching delay.
The I 60 value depends strongly on the BTBT transmission probability, which can be calculated by the Wentzel-Kramer-Brillouin (WKB) approximation 9 :
where Δϕ is the BTBT energy window, λ is the screening tunnelling length, m* is the carrier effective mass and E g is the bandgap. To achieve a high I 60 , the transmission probability should be maximized by minimizing E g , m* and λ. Computational models have shown that atomically thin 2D channel materials have an advantage in reducing λ by gate modulation over 3D materials 10 . Device simulations have shown that BTBT in HJs combining a small-bandgap source and large-bandgap channel material could significantly increase I 60 and reduce SS while keeping I off low [11] [12] [13] . However, interface problems due to defects, oxides and lattice mismatches pose a major roadblock in developing high-performance HJ-TFETs. Sarkar et al. 8 achieved SS ave_4dec ~31 mV dec -1 in a MoS 2 /Ge vertical HJ-TFET. However, contrary to theoretical expectations, the HJ-TFET exhibited a very low I 60 ~4.2 × 10 -5 μA μm -1 with a low I 60 /I off ~7.0 × 10 3 due to the oxide tunnel barrier at the interface in the artificial HJ that formed by integrating MoS 2 and Ge. We use bulk and monolayer (ML) black phosphorus (BP) 2D materials as the source and channel of the HJ-TFETs, respectively ( Fig. 1a ), to take advantage of unique BP band properties to solve the two main problems of performance degradation for HJ-TFETs.
(1) The direct bandgap changes with layer thickness from E g ~2.0 eV in ML BP to E g ~0.3 eV in bulk BP 14 ( Supplementary Fig. 3 ). This thickness-dependent band property allows us to solve one major issue for HJ-TFETs. HJs can be created by varying BP thickness rather than integrating different materials, avoiding many interface problems that degrade TFET performance. (2) We achieve effective
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Seungho Kim 1 , Gyuho Myeong 1 , Wongil Shin 1 , Hongsik Lim 1 , Boram Kim 1 , Taehyeok Jin 1 , Sungjin Chang 2 , Kenji Watanabe 3 , Takashi Taniguchi 3 and Sungjae Cho 1 * Letters Nature NaNotechNology carrier masses of 0.15m e and 0.17m e for holes and electrons, respectively, along the armchair direction ( Supplementary Fig. 4 ), which is much lighter than other 2D materials with a nonzero bandgap, including transition metal dichalcogenides (MoS 2 , 0.55-0.56m e ; MoSe 2 , 0.49-0.61m e ; and WSe 2 , 0.44-0.48m e ) 15, 16 , allowing a high I 60 value in BP TFETs (see equation (1)) as well as high carrier mobility 17, 18 . These unique BP band properties enabled us to achieve the lowest SS ave_5dec ~26 mV dec -1 and the highest I 60 ~1.0 μA μm -1 , with I 60 /I off ~3.6 × 10 5 , among all TFETs reported thus far, in our natural HJ-TFETs (NHJ-TFETs) with a single BP flake of varying thickness.
The single BP flake used in the NHJ-TFET consists of three distinct regions ( Fig. 1a and Supplementary Fig. 8 ): (i) bulk BP (the source), (ii) ML BP only (the channel) and (iii) ML BP covered by ultrathin hexagonal boron nitride (hBN) and graphite (the drain). Since the bulk BP band (region (i)) does not shift with gate voltage due to the large thickness (60-100 nm; Supplementary Fig. 9 ), both the top-gate voltage, V TG , and the back-gate voltage, V BG , affect only the ML BP band. While V TG shifts the ML BP band in region (ii), V BG shifts the ML BP band in both regions (ii) and (iii). The use of ultrathin hBN (2-3 layers) between the graphite and ML BP in region (iii) has advantages over direct graphite contact on the ML BP ( Supplementary Fig. 8 ). (1) Ultrathin hBN placed between graphite and ML BP protects the ML BP region (iii) band structure, since the strong chemical interaction between ML BP and metal atoms can destroy ML BP band structures and cause metallization 19 . (2) Fermi-level pinning does not occur in ML BP region (iii) since the ultrathin hBN increases the distance between the BP and the graphite layer. Fermi-level pinning is expected to occur due to chemical bonding between P and metal atoms regardless of the metal work function 19 . Therefore, the ML BP region (iii) chemical potential can be tuned by the drain bias voltage applied to graphite, V D , with an ultrathin hBN placed between the graphite and ML BP (Supplementary Section 8). In addition, we fabricated devices such that carrier transport occurs with a smaller m* in the armchair direction than in the zigzag direction to enhance the on-current. Here, we demonstrate p-type TFET operation in device 1 with SS ave_4dec < 60 mV dec -1 . Furthermore, the p-type operation of device 1 at V D = -0.6 V outperforms all previous TFETs (including n-type TFETs) for both SS ave_4dec and I 60 , with I 60 close to the preferred range (1-10 μA μm -1 ) 2,11 . The measured drain current, I D , versus V TG (Fig. 1b ; gate dielectric, 10-nm hBN) shows SS ave_4dec ~23.7 mV dec -1 and I 60 ~0.65 μA μm -1 . The n-type operation in device 2 at V D = +0.7 V (Fig. 1c) shows an ultralow SS ave_4dec as well as the highest I 60 among all previous TFETs with a sub-thermionic SS ave_4dec . The measured I D versus V BG (gate dielectric, 3-nm hBN) shows SS ave_4dec ~24.0 mV dec -1 and I 60 ~0.054 μA μm -1 . Note that the on/off switching requires much lower voltages, ΔV TG = 0.15 V and ΔV BG = 0.2 V for devices 1 and 2, respectively, than the ΔV G = 0.7 V needed in state-of-the-art MOSFETs, implying much reduced power consumption in our BP NHJ-TFETs.
Device optimization for both n-and p-type TFETs is essential to develop low-power complementary TFET technology for beyond-CMOS devices. As described above, positive (negative) V D shifts the region (iii) band downwards (upwards; see the band diagrams in Fig. 1b,c) . This control of the region (iii) ML band edges by V D enables our BP devices to operate as complementary n-and p-type TFETs depending on the sign of V D . Note that, if V D did not shift the band of ML BP region (iii), our devices could not operate as complementary TFETs regardless of the sign of V D (Supplementary Section 8). In the on state, the region (ii) and (iii) ML BP bands are adjusted with gate voltages such that a tunnelling energy window, Δϕ > 0, opens between the bulk and ML BP, and hence the BTBT transmission probability (equation (1)) becomes significant. If the energy window is blocked, the TFET enters the off state. For an n-type TFET with V D > 0, Δϕ = (bulk BP valence band maximum) -(ML BP conduction band minimum), whereas for a p-type TFET with V D < 0, Δϕ = (ML BP valence band maximum) -(bulk BP conduction band minimum).
We observed two on/off mechanisms in our heterostructured BP devices depending on V BG and V D : thermal injection and BTBT as shown in Fig. 2a,b . Thermal injection occurred when barrier height was reduced inside the ML BP between regions (ii) and (iii) by V BG such that carriers having higher energy than the barrier height according to the Boltzmann distribution could move over the barrier. On the other hand, BTBT occurred when the source (bulk BP, region (i)) and the channel (ML BP, region (ii)) became oppositely doped and the tunnel window Δϕ > 0 opened ( Supplementary Fig. 12 ). From the temperature-dependent transfer curves, we extracted SS ave_4dec and SS ave_2dec , respectively, in the BTBT and thermal injection regimes. The insets of Fig. 2a,b show that both p-and n-type operations with SS ave_4dec < 60 mV dec -1 at T = 300 K retain a constant SS ave_4dec across 8-300 K, confirming that the carrier injection mechanism is BTBT. When BTBT dominates, thermally activated sections of the source Fermi distributions below the conduction band minimum and above the valence band maximum of the source and channel are effectively blocked, and hence the tunnelling probability (equation (1)) is temperature independent. Therefore, the electronic system is effectively cooled; that is, it maintains a low temperature. On the other hand, the SS shows a linear dependence on T in the 
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Nature NaNotechNology thermal injection limit due to the exponential increase in the transport of thermally activated carriers over the potential barrier with T. Note that the temperature-dependent transfer curves show an additional feature in BTBT transitions: the BTBT threshold voltage shifts with temperature ( Fig. 2 and Supplementary Fig. 13 ). We consider a few possibilities to explain the BTBT threshold voltage shifts. Most previous experimental and theoretical studies have shown that threshold voltage shifts of TFETs with temperature originate from trap-assisted tunnelling (TAT), Shockley-Read-Hall (SRH) recombination or the Urbach tail (exponentially decaying evanescent states near the band edges). However, TAT, SRH recombination and the Urbach tail were the major roadblocks to improving TFETs, since they increase both the SS and I off with temperature 20 , inconsistent with our observation of constant SS and I off . Another possibility is that the ML BP bandgap reduction with temperature could induce a threshold voltage shift ( Supplementary Fig. 14) . In this case, the BTBT on-current also increases with temperature since the BTBT energy window increases between the bulk and ML BP due to the decrease in the ML BP bandgap. While only thermal injection contributes to the electron-side I-V curves in Fig. 2a , both thermal injection and BTBT inside the ML BP contribute to the hole-side I-V curves in Fig. 2b . Because thermal injection, that is, the mechanism of carrier transport in a conventional CMOS transistor, dominates the transport in the electron transport in Fig. 2a , the on-current should decrease with temperature due to phonon scattering and mobility degradation. Because both thermal injection and BTBT inside the ML BP contribute to the hole-side I-V curves in Fig. 2b, and the BTBT on-current significantly depends on the BTBT energy window, which increases with temperature due to the decrease in the ML BP bandgap, the on-current increases with From the black to the purple curve, we show transfer curves measured at temperatures from 8 K to 300 K with steps of 50 K. The BTBT threshold voltage shifts with temperature. This shift might be related to the increase in the bandgap of ML BP at lower temperatures. Insets: black lines and dots represent SS ave_2dec measured at the thermal injection limit, changing linearly with temperature. red lines and dots represent SS ave_4dec measured at the BTBT limit, which is almost independent of temperature. Supplementary Fig. 20 . The olive dashed line represents SS = 60 mV dec -1 and the olive square represents the preferred I 60 range (1-10 μA μm -1 ). b, A curve of I 60 versus SS ave_4dec calculated from the transfer curves in Supplementary  Fig. 20 . The olive square represents the preferred I 60 range of 1-10 μA μm -1 with a low SS ave_4dec < 20 mV dec -1 . The black inverted triangle, star and triangle represent the Si/III-V hJ-TFET, MoS 2 /Ge hJ-TFET and n-type 14-nm Si MOSFET, respectively. The unfilled blue circle represents the p-type BP NhJ-TFET (device 1) at V D = −0.6 V, and the red square represents the n-type BP NhJ-TFET (device 2) at V D = +0.9 V.
temperature in the hole transport at positive V D in Fig. 2b , opposite to the electron transport at negative V D in Fig. 2a . The on/off transition of electron transport dominated by thermal injection in Fig. 2a occurs at the same V BG with changing temperature, implying that the conduction band edge of the drain ML BP does not change with temperature, which might be related to the Schottky barrier formed between the graphite contact and the ML BP 21 . A decrease in the bandgap of ML 2D van der Waals layers with temperature has been observed in transition metal dichalcogenides such as ML MoS 2 (ref. 22 ). To our best knowledge, there have been neither experimental nor theoretical reports on the temperature dependence of the ML BP bandgap. Another possible explanation for the temperaturedependent threshold voltage shift is a work function change of the back and top gates with temperature. According to simulation studies [23] [24] [25] , a work function change of the gates in our devices can induce a threshold voltage shift with constant SS and I off. Accurately determining the mechanism of the temperature-dependent threshold voltage shift in our BP NHJ-TFETs will require further systematic studies. Figure 3 shows a comparison of BP NHJ-TFETs with the only two previously reported n-type TFETs to achieve SS ave_4dec < 60 mV dec -1 and the state-of-the-art Intel 14-nm Si MOSFET 26 . We extracted I D versus SS and I 60 versus SS ave_4dec from the transfer curves shown in Supplementary Fig. 20 . The comparison data clearly indicate that (1) BP NHJ-TFETs outperform all previous TFETs and (2) more importantly, BP NHJ-TFETs fullfill the two critical requirements (sub-thermionic SS ave_4dec and high I 60 ) simultaneously in both p-and n-type operations. To date, only two n-type and no p-type TFETs have been reported to achieve a sub-thermionic SS ave_4dec < 60 mV dec -1 , but they achieved this value with an I 60 value that was 2-5 orders of magnitude lower than the required range of 1-10 μA μm -1 . Figure 3a shows that the BP NHJ-TFETs exhibit an I off that is 3-4 orders of magnitude lower than that of the Intel 14-nm Si MOSFET ( Supplementary Fig. 20) , indicating that standby power consumption is reduced by 10 3 -10 4 . Furthermore, the achieved I 60 of up to ~1 μA μm -1 , comparable to the on-current near the threshold voltage in MOSFETs suggest that NHJ-TFETs would be a competitive replacement for low-power switches, operating at fast enough rates. Figure 3b clearly shows that BP NHJ-TFET performance is the closest to the preferred region, with the best values of the two major figures of merit, that is, low SS ave_4dec and high I 60 , among all the TFETs. In addition, Supplementary  Table 1 compares other previous TFETs and includes values for SS ave_5dec and I 60 /I off .
Although the lowest drain voltage we used was V D = -0.6 V for p-type and V D = +0.7 V for n-type operation, V D is expected to be further reduced with enhanced performance if we use high-κ dielectric materials between graphite and ML BP or control the chemical doping of the drain region. This could also improve the on-current of the BP NHJ-TFETs to close to that of a MOSFET (100-1,000 μA μm -1 ) at low bias (≤0.5 V) owing to the absence of interface problems in the natural BP HJ 27 .
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